Home > Publications database > A Software-Scalable Analog-To-Digital Converter for Particle Detectors in 28NM BULK CMOS > print

001     1020305
005     20250129092436.0
037 _ _ |a FZJ-2024-00047
041 _ _ |a English
100 1 _ |a Krystofiak, Lukas
|0 P:(DE-Juel1)176775
|b 0
|e Corresponding author
|u fzj
111 2 _ |a 2023 IEEE NSS MIC RTSD
|c Vancouver BC
|d 2023-11-04 - 2023-11-11
|w Canada
245 _ _ |a A Software-Scalable Analog-To-Digital Converter for Particle Detectors in 28NM BULK CMOS
260 _ _ |c 2023
336 7 _ |a Conference Paper
|0 33
|2 EndNote
336 7 _ |a INPROCEEDINGS
|2 BibTeX
336 7 _ |a conferenceObject
|2 DRIVER
336 7 _ |a CONFERENCE_POSTER
|2 ORCID
336 7 _ |a Output Types/Conference Poster
|2 DataCite
336 7 _ |a Poster
|b poster
|m poster
|0 PUB:(DE-HGF)24
|s 1704796456_18680
|2 PUB:(DE-HGF)
|x After Call
520 _ _ |a New discoveries in particle physics put an everincreasingdemand on the installed electronics in detector experiments.Currently used process technologies for integratedelectronics, as 65nm and larger, are reaching their limits ofresolution over power consumption and integration factor. Theconsequential progression to a smaller process technology comeswith increased cost and design complexity resulting in a higherimpact on the overall success of a project. The currently discussedway out of this predicament is concentrating cost and effortin fewer, more generic solutions covering a wider range ofapplications. A first prototype of a software-scalable Analog-to-Digital converter manufactured in a 28nm bulk CMOS processtechnology is presented, which is part of a generic frontendsolution concept. It incorporates a low-power mode with 8 bit ofresolution, a maximum sample rate of 480 MSPS, and a powerconsumption of 1.62mW. When higher resolution is needed, ahigh-precision mode can be used with a resolution of 11 bit, amaximum sample rate of 350 MSPS and a power consumptionof 5.6mW. The complete software-scalable Analog-to-Digitalconverter takes 0.029mm2 of chip area. Overall, the first chipis 1mm2 in size. It includes two channels, a high-speed parallelcommunication interface, a clock buffer and memory for 8168Analog-to-Digital converter samples.
536 _ _ |a 622 - Detector Technologies and Systems (POF4-622)
|0 G:(DE-HGF)POF4-622
|c POF4-622
|f POF IV
|x 0
700 1 _ |a Christ, Volker
|0 P:(DE-Juel1)171560
|b 1
|u fzj
700 1 _ |a Kusuma, Sabitha
|0 P:(DE-Juel1)187432
|b 2
|u fzj
700 1 _ |a Grewing, Christian
|0 P:(DE-Juel1)159350
|b 3
|u fzj
700 1 _ |a Zambanini, Andre
|0 P:(DE-Juel1)145837
|b 4
|u fzj
700 1 _ |a van Waasen, Stefan
|0 P:(DE-Juel1)142562
|b 5
|u fzj
909 C O |o oai:juser.fz-juelich.de:1020305
|p VDB
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 0
|6 P:(DE-Juel1)176775
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 1
|6 P:(DE-Juel1)171560
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 2
|6 P:(DE-Juel1)187432
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 3
|6 P:(DE-Juel1)159350
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 4
|6 P:(DE-Juel1)145837
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 5
|6 P:(DE-Juel1)142562
913 1 _ |a DE-HGF
|b Forschungsbereich Materie
|l Materie und Technologie
|1 G:(DE-HGF)POF4-620
|0 G:(DE-HGF)POF4-622
|3 G:(DE-HGF)POF4
|2 G:(DE-HGF)POF4-600
|4 G:(DE-HGF)POF
|v Detector Technologies and Systems
|x 0
914 1 _ |y 2023
920 _ _ |l yes
920 1 _ |0 I:(DE-Juel1)ZEA-2-20090406
|k ZEA-2
|l Zentralinstitut für Elektronik
|x 0
980 _ _ |a poster
980 _ _ |a VDB
980 _ _ |a I:(DE-Juel1)ZEA-2-20090406
980 _ _ |a UNRESTRICTED
981 _ _ |a I:(DE-Juel1)PGI-4-20110106

LibraryCollectionCLSMajorCLSMinorLanguageAuthor
Marc 21