001022080 001__ 1022080
001022080 005__ 20250129092453.0
001022080 037__ $$aFZJ-2024-01217
001022080 1001_ $$0P:(DE-Juel1)186966$$aDuipmans, Lammert$$b0$$eCorresponding author
001022080 1112_ $$aSilicon Quantum Electronics Workshop 2023$$cKyoto$$d2023-10-31 - 2023-11-02$$gSiQEW 2023$$wJapan
001022080 245__ $$aCo-Simulation and Optimization of Semiconductor Spin Qubits with Cryogenic Integrated Electronics
001022080 260__ $$c2023
001022080 3367_ $$033$$2EndNote$$aConference Paper
001022080 3367_ $$2BibTeX$$aINPROCEEDINGS
001022080 3367_ $$2DRIVER$$aconferenceObject
001022080 3367_ $$2ORCID$$aCONFERENCE_POSTER
001022080 3367_ $$2DataCite$$aOutput Types/Conference Poster
001022080 3367_ $$0PUB:(DE-HGF)24$$2PUB:(DE-HGF)$$aPoster$$bposter$$mposter$$s1707109781_23292$$xAfter Call
001022080 520__ $$aIn order to realize quantum computers that serve a broad range of applications, quantum error correction is necessary to minimize the error rate caused by various disturbances. This requires quantum processors to have a large number of qubits with high operation fidelities.Silicon spin qubits in quantum dots are a promising candidate to meet these requirements, because they provide the advantage of large-scale 3D integration with industrial CMOS processes. However, inherent non-ideal effects of electronics, such as noise, power consumption and crosstalk affect the qubit fidelity. Moreover, requirements for a minimum qubit fidelity are commonly difficult or impossible to translate to accurate, unambiguous requirements for electronics. Consequently, an environment enabling the co-design and co-simulation of the quantum system together with the integrated electronics is indispensable to reach a truly scalable hybrid system. We developed a methodology that uses Python as an interface between the quantum simulator and the circuit simulator. From within Python, many different tool packages specifically for quantum simulation are accessible, while an interface to the Cadence Spectre simulator enables including the effects of integrated electronics. The circuit netlist can be imported unaltered and an explicit understanding of the circuit behavior or the Cadence simulation environment is not necessary.  We demonstrate the proposed methodology with a co-optimization loop involving a circuit for the generation of control signals for an electron-shuttling device. This so-called Quantum Bus (QuBus) is an important building block of the SpinBus architecture, which is a recently proposed large-scale quantum processor architecture based on Si/SiGe qubits [1].[1] Künne, M. et al. The spinbus architecture: Scaling spin qubits with electron shuttling. Preprint at https://arxiv.org/abs/2306.16348 (2023).
001022080 536__ $$0G:(DE-HGF)POF4-5223$$a5223 - Quantum-Computer Control Systems and Cryoelectronics (POF4-522)$$cPOF4-522$$fPOF IV$$x0
001022080 7001_ $$0P:(DE-Juel1)142562$$avan Waasen, Stefan$$b1
001022080 7001_ $$0P:(DE-Juel1)169123$$aGeck, Lotte$$b2
001022080 909CO $$ooai:juser.fz-juelich.de:1022080$$pVDB
001022080 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)186966$$aForschungszentrum Jülich$$b0$$kFZJ
001022080 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)142562$$aForschungszentrum Jülich$$b1$$kFZJ
001022080 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)169123$$aForschungszentrum Jülich$$b2$$kFZJ
001022080 9131_ $$0G:(DE-HGF)POF4-522$$1G:(DE-HGF)POF4-520$$2G:(DE-HGF)POF4-500$$3G:(DE-HGF)POF4$$4G:(DE-HGF)POF$$9G:(DE-HGF)POF4-5223$$aDE-HGF$$bKey Technologies$$lNatural, Artificial and Cognitive Information Processing$$vQuantum Computing$$x0
001022080 9141_ $$y2023
001022080 9201_ $$0I:(DE-Juel1)ZEA-2-20090406$$kZEA-2$$lZentralinstitut für Elektronik$$x0
001022080 980__ $$aposter
001022080 980__ $$aVDB
001022080 980__ $$aI:(DE-Juel1)ZEA-2-20090406
001022080 980__ $$aUNRESTRICTED
001022080 981__ $$aI:(DE-Juel1)PGI-4-20110106