Home > Publications database > Co-Simulation and Optimization of Semiconductor Spin Qubits with Cryogenic Integrated Electronics > print

001     1022080
005     20250129092453.0
037 _ _ |a FZJ-2024-01217
100 1 _ |a Duipmans, Lammert
|0 P:(DE-Juel1)186966
|b 0
|e Corresponding author
111 2 _ |a Silicon Quantum Electronics Workshop 2023
|g SiQEW 2023
|c Kyoto
|d 2023-10-31 - 2023-11-02
|w Japan
245 _ _ |a Co-Simulation and Optimization of Semiconductor Spin Qubits with Cryogenic Integrated Electronics
260 _ _ |c 2023
336 7 _ |a Conference Paper
|0 33
|2 EndNote
336 7 _ |a INPROCEEDINGS
|2 BibTeX
336 7 _ |a conferenceObject
|2 DRIVER
336 7 _ |a CONFERENCE_POSTER
|2 ORCID
336 7 _ |a Output Types/Conference Poster
|2 DataCite
336 7 _ |a Poster
|b poster
|m poster
|0 PUB:(DE-HGF)24
|s 1707109781_23292
|2 PUB:(DE-HGF)
|x After Call
520 _ _ |a In order to realize quantum computers that serve a broad range of applications, quantum error correction is necessary to minimize the error rate caused by various disturbances. This requires quantum processors to have a large number of qubits with high operation fidelities.Silicon spin qubits in quantum dots are a promising candidate to meet these requirements, because they provide the advantage of large-scale 3D integration with industrial CMOS processes. However, inherent non-ideal effects of electronics, such as noise, power consumption and crosstalk affect the qubit fidelity. Moreover, requirements for a minimum qubit fidelity are commonly difficult or impossible to translate to accurate, unambiguous requirements for electronics. Consequently, an environment enabling the co-design and co-simulation of the quantum system together with the integrated electronics is indispensable to reach a truly scalable hybrid system. We developed a methodology that uses Python as an interface between the quantum simulator and the circuit simulator. From within Python, many different tool packages specifically for quantum simulation are accessible, while an interface to the Cadence Spectre simulator enables including the effects of integrated electronics. The circuit netlist can be imported unaltered and an explicit understanding of the circuit behavior or the Cadence simulation environment is not necessary. We demonstrate the proposed methodology with a co-optimization loop involving a circuit for the generation of control signals for an electron-shuttling device. This so-called Quantum Bus (QuBus) is an important building block of the SpinBus architecture, which is a recently proposed large-scale quantum processor architecture based on Si/SiGe qubits [1].[1] Künne, M. et al. The spinbus architecture: Scaling spin qubits with electron shuttling. Preprint at https://arxiv.org/abs/2306.16348 (2023).
536 _ _ |a 5223 - Quantum-Computer Control Systems and Cryoelectronics (POF4-522)
|0 G:(DE-HGF)POF4-5223
|c POF4-522
|f POF IV
|x 0
700 1 _ |a van Waasen, Stefan
|0 P:(DE-Juel1)142562
|b 1
700 1 _ |a Geck, Lotte
|0 P:(DE-Juel1)169123
|b 2
909 C O |o oai:juser.fz-juelich.de:1022080
|p VDB
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 0
|6 P:(DE-Juel1)186966
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 1
|6 P:(DE-Juel1)142562
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 2
|6 P:(DE-Juel1)169123
913 1 _ |a DE-HGF
|b Key Technologies
|l Natural, Artificial and Cognitive Information Processing
|1 G:(DE-HGF)POF4-520
|0 G:(DE-HGF)POF4-522
|3 G:(DE-HGF)POF4
|2 G:(DE-HGF)POF4-500
|4 G:(DE-HGF)POF
|v Quantum Computing
|9 G:(DE-HGF)POF4-5223
|x 0
914 1 _ |y 2023
920 1 _ |0 I:(DE-Juel1)ZEA-2-20090406
|k ZEA-2
|l Zentralinstitut für Elektronik
|x 0
980 _ _ |a poster
980 _ _ |a VDB
980 _ _ |a I:(DE-Juel1)ZEA-2-20090406
980 _ _ |a UNRESTRICTED
981 _ _ |a I:(DE-Juel1)PGI-4-20110106

LibraryCollectionCLSMajorCLSMinorLanguageAuthor
Marc 21