001038834 001__ 1038834
001038834 005__ 20250414120447.0
001038834 020__ $$a979-8-3503-7720-0
001038834 0247_ $$2doi$$a10.1109/ICECS61496.2024.10848936
001038834 0247_ $$2WOS$$aWOS:001445799800106
001038834 037__ $$aFZJ-2025-01656
001038834 1001_ $$0P:(DE-Juel1)203161$$aZhao, Wei$$b0
001038834 1112_ $$a31st IEEE International Conference on Electronics, Circuits and Systems (ICECS)$$cNancy$$d2024-11-18 - 2024-11-20$$gICECS'24$$wFrance
001038834 245__ $$aOn-Chip Advanced Control Algorithm for Memristor Operations with Integrated RISC-V Core
001038834 260__ $$aNancy$$bIEEE$$c2024
001038834 29510 $$a2024 31st IEEE International Conference on Electronics, Circuits and Systems (ICECS) : [Proceedings] - IEEE, 2024. - ISBN 979-8-3503-7720-0 - doi:10.1109/ICECS61496.2024.10848936
001038834 300__ $$a1-4
001038834 3367_ $$2ORCID$$aCONFERENCE_PAPER
001038834 3367_ $$033$$2EndNote$$aConference Paper
001038834 3367_ $$2BibTeX$$aINPROCEEDINGS
001038834 3367_ $$2DRIVER$$aconferenceObject
001038834 3367_ $$2DataCite$$aOutput Types/Conference Paper
001038834 3367_ $$0PUB:(DE-HGF)8$$2PUB:(DE-HGF)$$aContribution to a conference proceedings$$bcontrib$$mcontrib$$s1738673335_21273
001038834 3367_ $$0PUB:(DE-HGF)7$$2PUB:(DE-HGF)$$aContribution to a book$$mcontb
001038834 520__ $$aAdvancements in memory technology havepositioned memristors at the forefront of non-volatile memoryapplications, necessitating precise control mechanisms toaccurately program memristor cells to their respective states.This study delves into the utilization of a RISC-V processor andPWM generators to configure registers for analog conductancecontrol of crossbar memristor array architecture for accuratevoltage and current mode operations. The core contribution isthe development of a flexible and efficient control algorithmspecifically designed for RISC-V. A Universal VerificationMethodology Framework (UVMF) testbench is employedto validate control signals, ensuring their accuracy priorto hardware implementation. Results indicate significantenhancements in control efficiency, underlining the potential forintegrating RISC-V with memristor technology.
001038834 536__ $$0G:(DE-HGF)POF4-5234$$a5234 - Emerging NC Architectures (POF4-523)$$cPOF4-523$$fPOF IV$$x0
001038834 536__ $$0G:(DE-82)BMBF-16ME0398K$$aBMBF 16ME0398K - Verbundprojekt: Neuro-inspirierte Technologien der künstlichen Intelligenz für die Elektronik der Zukunft - NEUROTEC II - (BMBF-16ME0398K)$$cBMBF-16ME0398K$$x1
001038834 588__ $$aDataset connected to CrossRef Conference
001038834 7001_ $$0P:(DE-Juel1)188691$$aKuriakose, Neethu$$b1$$ufzj
001038834 7001_ $$0P:(DE-Juel1)187432$$aKusuma, Sabitha$$b2$$ufzj
001038834 7001_ $$0P:(DE-Juel1)177867$$aAmmari, Abdelaziz$$b3$$ufzj
001038834 7001_ $$0P:(DE-Juel1)176328$$aAshok, Arun$$b4$$ufzj
001038834 7001_ $$0P:(DE-Juel1)159350$$aGrewing, Christian$$b5$$ufzj
001038834 7001_ $$0P:(DE-Juel1)145837$$aZambanini, André$$b6$$ufzj
001038834 7001_ $$0P:(DE-Juel1)142562$$aVan Waasen, Stefan$$b7$$ufzj
001038834 770__ $$aIEEE International Conference on Electronics, Circuits and Systems (ICECS)$$z979-8-3503-7720-0
001038834 773__ $$a10.1109/ICECS61496.2024.10848936$$p1-4$$y2024
001038834 8564_ $$uhttps://ieeexplore.ieee.org/abstract/document/10848936
001038834 8564_ $$uhttps://juser.fz-juelich.de/record/1038834/files/Internal%20Post-Print.pdf$$yRestricted
001038834 909CO $$ooai:juser.fz-juelich.de:1038834$$pVDB
001038834 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)203161$$aForschungszentrum Jülich$$b0$$kFZJ
001038834 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)188691$$aForschungszentrum Jülich$$b1$$kFZJ
001038834 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)187432$$aForschungszentrum Jülich$$b2$$kFZJ
001038834 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)177867$$aForschungszentrum Jülich$$b3$$kFZJ
001038834 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)176328$$aForschungszentrum Jülich$$b4$$kFZJ
001038834 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)159350$$aForschungszentrum Jülich$$b5$$kFZJ
001038834 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)145837$$aForschungszentrum Jülich$$b6$$kFZJ
001038834 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)142562$$aForschungszentrum Jülich$$b7$$kFZJ
001038834 9131_ $$0G:(DE-HGF)POF4-523$$1G:(DE-HGF)POF4-520$$2G:(DE-HGF)POF4-500$$3G:(DE-HGF)POF4$$4G:(DE-HGF)POF$$9G:(DE-HGF)POF4-5234$$aDE-HGF$$bKey Technologies$$lNatural, Artificial and Cognitive Information Processing$$vNeuromorphic Computing and Network Dynamics$$x0
001038834 9141_ $$y2024
001038834 920__ $$lyes
001038834 9201_ $$0I:(DE-Juel1)PGI-4-20110106$$kPGI-4$$lIntegrated Computing Architectures$$x0
001038834 9201_ $$0I:(DE-Juel1)ZEA-2-20090406$$kZEA-2$$lZentralinstitut für Elektronik$$x1
001038834 980__ $$acontrib
001038834 980__ $$aVDB
001038834 980__ $$acontb
001038834 980__ $$aI:(DE-Juel1)PGI-4-20110106
001038834 980__ $$aI:(DE-Juel1)ZEA-2-20090406
001038834 980__ $$aUNRESTRICTED