001043289 001__ 1043289
001043289 005__ 20250714202259.0
001043289 0247_ $$2datacite_doi$$a10.34734/FZJ-2025-02815
001043289 0247_ $$2URN$$aurn:nbn:de:0001-2507141005594.112471051241
001043289 020__ $$a978-3-95806-826-1
001043289 037__ $$aFZJ-2025-02815
001043289 041__ $$aEnglish
001043289 1001_ $$0P:(DE-Juel1)176775$$aKrystofiak, Lukas$$b0$$eCorresponding author$$ufzj
001043289 245__ $$aSoftware-Configurable Analog-To-Digital Converters for Configurable Pulse Detection$$f- 2023-11-27
001043289 260__ $$aJülich$$bForschungszentrum Jülich GmbH Zentralbibliothek, Verlag$$c2025
001043289 300__ $$axvii, 113, xxix
001043289 3367_ $$2DataCite$$aOutput Types/Dissertation
001043289 3367_ $$0PUB:(DE-HGF)3$$2PUB:(DE-HGF)$$aBook$$mbook
001043289 3367_ $$2ORCID$$aDISSERTATION
001043289 3367_ $$2BibTeX$$aPHDTHESIS
001043289 3367_ $$02$$2EndNote$$aThesis
001043289 3367_ $$0PUB:(DE-HGF)11$$2PUB:(DE-HGF)$$aDissertation / PhD Thesis$$bphd$$mphd$$s1750663376_17412
001043289 3367_ $$2DRIVER$$adoctoralThesis
001043289 4900_ $$aSchriften des Forschungszentrums Jülich Reihe Information / Information$$v112
001043289 502__ $$aDissertation, Duisburg-Essen, 2024$$bDissertation$$cDuisburg-Essen$$d2024$$o2024-07-08
001043289 520__ $$aWith ever increasing digital processing capabilities, the analog-to-digital converter moves more and more in the focus of analog integrated circuit design becoming one of the most important building blocks. The progression to modern process technology nodes offers great potential, but comes in general along with an exponential growth in time effort for design, layout and verification. The overall cost for projects exceeds the capacities in research traditionally coping with smaller budgets than industry. Future developments therefore have to be accomplished in joint efforts, distributing different circuit blocks among research groups. But this also implicates that future electronics become more generic covering multiple areas of application. In this thesis, the concept of a software-configurable analog-to-digital converter is proposed. Its matrix-like structure consisting of many sub analog-to-digital converters is able to adjust the resolution and sample rate, but ultimately the power consumption, to fit a wide range of applications in research. A first version of a software-configurable analog-to-digital converter can be switched from a high-precision mode with 11 bit resolution to a low-power mode with 8 bit. It is the focus of this work and is manufactured in a silicon 28 nm bulk CMOS process technology node. Its high integration factor allows the implementation of powerful digital signal processing on-chip, while analog performance and conventional design methodologies largely stay valid as it is still a planar bulk silicon process. In a first step, a chip was designed and manufactured featuring a 6 bit successive approximation register analog-to-digital converter. It served as a pilot project marking the transition from a previously used 65 nm technology process to a more modern 28 nm node at the institute. The main focus here was to identify the potential and also the drawbacks of the technology as well as to gather experience in the design of successive approximation register analog-to-digital converters. The results of literature research, design decisions, consequences and finally the measurement results are presented in detail. Subsequently, a second chip has a first version of a software-configurable analog-to-digital converter at its core. For the two sub analog-to-digital converters it is mainly based on, the experience from the first chip helped to accelerate the design and enabled significant improvements. Apart from that, further improvements were integrated on an architectural level to increase power efficiency and increase the competitiveness of a generic solution. Simulation and measurement results are presented in detail. Finally, an error analysis is given investigating the non optimal behavior of the high-precision mode.
001043289 536__ $$0G:(DE-HGF)POF4-5234$$a5234 - Emerging NC Architectures (POF4-523)$$cPOF4-523$$fPOF IV$$x0
001043289 536__ $$0G:(DE-HGF)POF4-622$$a622 - Detector Technologies and Systems (POF4-622)$$cPOF4-622$$fPOF IV$$x1
001043289 8564_ $$u//juser.fz-juelich.de/record/1043289/files/Information_112.pdf
001043289 8564_ $$uhttps://juser.fz-juelich.de/record/1043289/files/Information_112.pdf$$yOpenAccess
001043289 909CO $$ooai:juser.fz-juelich.de:1043289$$pVDB$$pdriver$$purn$$popen_access$$popenaire$$pdnbdelivery
001043289 915__ $$0StatID:(DE-HGF)0510$$2StatID$$aOpenAccess
001043289 915__ $$0LIC:(DE-HGF)CCBY4$$2HGFVOC$$aCreative Commons Attribution CC BY 4.0
001043289 9141_ $$y2025
001043289 9101_ $$0I:(DE-588b)5008462-8$$6P:(DE-Juel1)176775$$aForschungszentrum Jülich$$b0$$kFZJ
001043289 9131_ $$0G:(DE-HGF)POF4-523$$1G:(DE-HGF)POF4-520$$2G:(DE-HGF)POF4-500$$3G:(DE-HGF)POF4$$4G:(DE-HGF)POF$$9G:(DE-HGF)POF4-5234$$aDE-HGF$$bKey Technologies$$lNatural, Artificial and Cognitive Information Processing$$vNeuromorphic Computing and Network Dynamics$$x0
001043289 9131_ $$0G:(DE-HGF)POF4-622$$1G:(DE-HGF)POF4-620$$2G:(DE-HGF)POF4-600$$3G:(DE-HGF)POF4$$4G:(DE-HGF)POF$$aDE-HGF$$bForschungsbereich Materie$$lMaterie und Technologie$$vDetector Technologies and Systems$$x1
001043289 920__ $$lyes
001043289 9201_ $$0I:(DE-Juel1)PGI-4-20110106$$kPGI-4$$lIntegrated Computing Architectures$$x0
001043289 980__ $$aphd
001043289 980__ $$aVDB
001043289 980__ $$aUNRESTRICTED
001043289 980__ $$abook
001043289 980__ $$aI:(DE-Juel1)PGI-4-20110106
001043289 9801_ $$aFullTexts