The FE-I4 pixel readout integrated circuit

Garcia-Sciveres, M.; Elledge, D.; Fleury, J.; Gromov, V.; Kruth, A.; Hemperek, T.; Gnani, D.; Kluit, R.; Gensolen, F.; Barbero, M.; Menouni, M.; Schipper, J. -D.; Fougeron, D.; Dube, S.; Arutinov, D.; Mekkaoui, A.; Beccherle, R.; Karagounis, M.

doi:10.1016/j.nima.2010.04.101

Contribution to a conference proceedings/Journal Article

FZJ-2013-03248

The FE-I4 pixel readout integrated circuit

Garcia-Sciveres, M. (Corresponding author) ; Arutinov, D. ; Barbero, M. ; Beccherle, R. ; Dube, S. ; Elledge, D. ; Fleury, J. ; Fougeron, D. ; Gensolen, F. ; Gnani, D. ; Gromov, V. ; Hemperek, T. ; Karagounis, M. ; Kluit, R. ; Kruth, A.ZEA-2* ; Mekkaoui, A. ; Menouni, M. ; Schipper, J. -.

2011
North-Holland Publ. Co. Amsterdam

7th International ""Hiroshima"" Symposium on the Development and Application of Semiconductor Tracking Detectors, Hiroshima, Japan, 29082009 - 9 Jan 2009 Nuclear instruments & methods in physics research / A 636(1), S155 - S159 (2011) [10.1016/j.nima.2010.04.101]

This record in other databases:

Please use a persistent id in citations: doi:10.1016/j.nima.2010.04.101

Abstract: A new pixel readout integrated circuit denominated FE-I4 is being designed to meet the requirements of ATLAS experiment upgrades. It will be the largest readout IC produced to date for particle physics applications, filling the maximum allowed reticle area. This will significantly reduce the cost of future hybrid pixel detectors. In addition, FE-I4 will have smaller pixels and higher rate capability than the present generation of LHC pixel detectors. Design features are described along with simulation and test results, including low power and high rate readout architecture, mixed signal design strategy, and yield hardening.

Classification: