Conference Presentation (After Call) FZJ-2017-06708

http://join2-wiki.gsi.de/foswiki/pub/Main/Artwork/join2_logo100x88.png
Analysis and Design of Amplitude Error Detector and Digital Control Loop to Increase Reliability of PLL

 ;  ;  ;

2017

2017 International Symposium on Signals, Circuits and Systems, ISSCS, IasiIasi, Romania, 13 Jul 2017 - 14 Jul 20172017-07-132017-07-14

Please use a persistent id in citations:


Contributing Institute(s):
  1. Zentralinstitut für Elektronik (ZEA-2)
  2. JARA-FAME (JARA-FAME)
Research Program(s):
  1. 899 - ohne Topic (POF3-899) (POF3-899)

Appears in the scientific report 2017
Database coverage:
OpenAccess
Click to display QR Code for this record

The record appears in these collections:
Document types > Presentations > Conference Presentations
JARA > JARA > JARA-JARA\-FAME
Institute Collections > ZEA > ZEA-2
Institute Collections > PGI > PGI-4
Workflow collections > Public records
Publications database
Open Access

 Record created 2017-09-22, last modified 2025-01-29