guest ::
| Home > Publications database > A 4 GHz phase locked loop design in 65 nm CMOS for the Jiangmen Underground Neutrino Observatory detector > Access to Fulltext |
| Home > Publications database > A 4 GHz phase locked loop design in 65 nm CMOS for the Jiangmen Underground Neutrino Observatory detector > Access to Fulltext |
| Restricted | |||||||
 Parkalian_2018_J._Inst._13_P02010
|
|||||||
| version 1 |
| ||||||