DC/AC Compact Modeling of TFETs for Circuit Simulation of Logic Cells Based on an Analytical Physics-Based Framework

guest :: login JuSER
		Search		Submit		Personalize Your alerts Your baskets Your searches		Help

DC/AC Compact Modeling of TFETs for Circuit Simulation of Logic Cells Based on an Analytical Physics-Based Framework - FZJ-2019-00020

Restricted fulltext file(s):

Similar records

JuSER :: :: :: ::
Powered by v1.1.7 |
Maintained by

Impressum | Data Privacy Policy

This site is also available in the following languages:
Deutsch English