Journal Article FZJ-2019-00034

http://join2-wiki.gsi.de/foswiki/pub/Main/Artwork/join2_logo100x88.png
Experimental Investigation of ${C}$ – ${V}$ Characteristics of Si Tunnel FETs

 ;  ;  ;  ;  ;  ;  ;  ;  ;  ;

2017
IEEE New York, NY

IEEE electron device letters 38(6), 818 - 821 () [10.1109/LED.2017.2695193]

This record in other databases:  

Please use a persistent id in citations: doi:

Abstract: This letter presents an experimental capacitance-voltage C-V analysis for Si p-tunnel FETs (TFETs) fabricated on ultrathin body at various frequencies and temperatures. The capacitance distribution in TFETs is quite different compared with MOSFETs, due to different inversion charges partitioning between source and drain. Contrary to predictions from simulations, we provide experimental evidence for the first time that the contribution of the gate-to-source capacitance C gs to the total gate capacitance is much larger than expected, and even comparable to the gate-to-drain capacitance C gd at higher V ds and V g . Comparable values of C gs and C gd would imply that the Miller capacitance effect in TFETs-based circuits is less pronounced as predicted in simulations.

Classification:

Contributing Institute(s):
  1. Halbleiter-Nanoelektronik (PGI-9)
Research Program(s):
  1. 521 - Controlling Electron Charge-Based Phenomena (POF3-521) (POF3-521)

Appears in the scientific report 2018
Database coverage:
Clarivate Analytics Master Journal List ; Current Contents - Engineering, Computing and Technology ; IF < 5 ; JCR ; SCOPUS ; Science Citation Index ; Science Citation Index Expanded ; Web of Science Core Collection
Click to display QR Code for this record

The record appears in these collections:
Document types > Articles > Journal Article
Institute Collections > PGI > PGI-9
Workflow collections > Public records
Publications database

 Record created 2019-01-03, last modified 2021-01-30


Restricted:
Download fulltext PDF Download fulltext PDF (PDFA)
Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)