% IMPORTANT: The following is UTF-8 encoded. This means that in the presence
% of non-ASCII characters, it will not work with BibTeX 0.99 or older.
% Instead, you should use an up-to-date BibTeX implementation like “bibtex8” or
% “biber”.
@ARTICLE{Liu:859083,
author = {Liu, Chang and Glass, Stefan and Luong, Gia Vinh and
Narimani, Keyvan and Han, Qinghua and Tiedemann, Andreas and
Fox, Alfred and Yu, Wenjie and Wang, Xi and Mantl, Siegfried
and Zhao, Qing-Tai},
title = {{E}xperimental {I}nvestigation of ${{C}}$ – ${{V}}$
{C}haracteristics of {S}i {T}unnel {FET}s},
journal = {IEEE electron device letters},
volume = {38},
number = {6},
issn = {1558-0563},
address = {New York, NY},
publisher = {IEEE},
reportid = {FZJ-2019-00034},
pages = {818 - 821},
year = {2017},
abstract = {This letter presents an experimental capacitance-voltage
C-V analysis for Si p-tunnel FETs (TFETs) fabricated on
ultrathin body at various frequencies and temperatures. The
capacitance distribution in TFETs is quite different
compared with MOSFETs, due to different inversion charges
partitioning between source and drain. Contrary to
predictions from simulations, we provide experimental
evidence for the first time that the contribution of the
gate-to-source capacitance C gs to the total gate
capacitance is much larger than expected, and even
comparable to the gate-to-drain capacitance C gd at higher V
ds and V g . Comparable values of C gs and C gd would imply
that the Miller capacitance effect in TFETs-based circuits
is less pronounced as predicted in simulations.},
cin = {PGI-9},
ddc = {620},
cid = {I:(DE-Juel1)PGI-9-20110106},
pnm = {521 - Controlling Electron Charge-Based Phenomena
(POF3-521)},
pid = {G:(DE-HGF)POF3-521},
typ = {PUB:(DE-HGF)16},
UT = {WOS:000402146300031},
doi = {10.1109/LED.2017.2695193},
url = {https://juser.fz-juelich.de/record/859083},
}