001     859084
005     20210130000158.0
024 7 _ |a 10.1109/ULIS.2017.7962595
|2 doi
037 _ _ |a FZJ-2019-00035
100 1 _ |a Horst, Fabian
|0 P:(DE-HGF)0
|b 0
|e Corresponding author
111 2 _ |a 2017 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS)
|c Athens
|d 2017-04-03 - 2017-04-05
|w Greece
245 _ _ |a Static noise margin analysis of 8T TFET SRAM cells using a 2D compact model adapted to measurement data of fabricated TFET devices
260 _ _ |c 2017
|b IEEE
300 _ _ |a 1-4
336 7 _ |a CONFERENCE_PAPER
|2 ORCID
336 7 _ |a Conference Paper
|0 33
|2 EndNote
336 7 _ |a INPROCEEDINGS
|2 BibTeX
336 7 _ |a conferenceObject
|2 DRIVER
336 7 _ |a Output Types/Conference Paper
|2 DataCite
336 7 _ |a Contribution to a conference proceedings
|b contrib
|m contrib
|0 PUB:(DE-HGF)8
|s 1547563948_15236
|2 PUB:(DE-HGF)
520 _ _ |a In this paper a static noise margin (SNM) analysis is done for an 8T SRAM cell build up with complementary tunnel-FETs (TFETs). The simulations are done with the help of a Verilog-A implemented 2D DC compact model for a double-gate (DG) TFET, published in [1]. The compact model is adapted to measurement data of fabricated nanowire (NW) GAA TFETs before analyzing the hold/read and write SNM of the 8T TFET SRAM cell. The impact of the ambipolar behavior as well as the unidirectional current of TFETs on the SRAM cell layout and simulation are taken into account and analyzed in this work. Furthermore, the impact of various supply voltages and device widths of the access transistors on the resulting SNM are investigated.
536 _ _ |a 521 - Controlling Electron Charge-Based Phenomena (POF3-521)
|0 G:(DE-HGF)POF3-521
|c POF3-521
|f POF III
|x 0
588 _ _ |a Dataset connected to CrossRef Conference
700 1 _ |a Graef, Michael
|0 P:(DE-HGF)0
|b 1
700 1 _ |a Hosenfeld, Fabian
|0 P:(DE-HGF)0
|b 2
700 1 _ |a Farokhnejad, Atieh
|0 P:(DE-HGF)0
|b 3
700 1 _ |a Luong, Gia Vinh
|0 P:(DE-HGF)0
|b 4
700 1 _ |a Zhao, Qing-Tai
|0 P:(DE-Juel1)128649
|b 5
|e Collaboration author
700 1 _ |a Iniguez, Benjamin
|0 P:(DE-HGF)0
|b 6
700 1 _ |a Kloes, Alexander
|0 P:(DE-HGF)0
|b 7
773 _ _ |a 10.1109/ULIS.2017.7962595
856 4 _ |u https://juser.fz-juelich.de/record/859084/files/07962595.pdf
|y Restricted
856 4 _ |u https://juser.fz-juelich.de/record/859084/files/07962595.pdf?subformat=pdfa
|x pdfa
|y Restricted
909 C O |o oai:juser.fz-juelich.de:859084
|p VDB
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 4
|6 P:(DE-HGF)0
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 5
|6 P:(DE-Juel1)128649
913 1 _ |a DE-HGF
|b Key Technologies
|l Future Information Technology - Fundamentals, Novel Concepts and Energy Efficiency (FIT)
|1 G:(DE-HGF)POF3-520
|0 G:(DE-HGF)POF3-521
|2 G:(DE-HGF)POF3-500
|v Controlling Electron Charge-Based Phenomena
|x 0
|4 G:(DE-HGF)POF
|3 G:(DE-HGF)POF3
914 1 _ |y 2018
920 1 _ |0 I:(DE-Juel1)PGI-9-20110106
|k PGI-9
|l Halbleiter-Nanoelektronik
|x 0
980 _ _ |a contrib
980 _ _ |a VDB
980 _ _ |a I:(DE-Juel1)PGI-9-20110106
980 _ _ |a UNRESTRICTED


LibraryCollectionCLSMajorCLSMinorLanguageAuthor
Marc 21