% IMPORTANT: The following is UTF-8 encoded.  This means that in the presence
% of non-ASCII characters, it will not work with BibTeX 0.99 or older.
% Instead, you should use an up-to-date BibTeX implementation like “bibtex8” or
% “biber”.

@INPROCEEDINGS{Nielinger:859321,
      author       = {Nielinger, Dennis and Christ, Volker and Degenhardt,
                      Carsten and Geck, Lotte and Grewing, Christian and Kruth,
                      Andre and Liebau, Daniel and Muralidharan, Pavithra and
                      Schubert, Petra and Vliex, Patrick and Zambanini, Andre and
                      van Waasen, Stefan},
      title        = {{SQ}u{B}i{C}1: {A}n integrated control chip for
                      semiconductor qubits},
      reportid     = {FZJ-2019-00193},
      year         = {2018},
      abstract     = {The Central Institute for Electronic Systems at
                      Forschungszentrum Jülich develops, designs and tests
                      scalable solutions for the control and readout of qubits to
                      be used in future quantum computers. The focus lies on
                      highly integrated system-on-chip (SoC) solutions leveraging
                      state-of-the-art commercial semiconductor technologies.We
                      are working according to the V-model of engineering to
                      approach system solutions in a top-down design and bottom-up
                      implementation. As part of the bottom-up implementation, we
                      designed and layouted a first test chip in a commercial 65nm
                      CMOS process . The chip contains all infrastructure needed
                      to control a GaAs semiconductor qubit. It features a
                      DC-digital-to-analog converter (DC-DAC) that generates the
                      tuning voltages in the range of 0V to +1V to bring the qubit
                      into the operation point. The pulse DAC, running at 250MHz,
                      generates pulses with ± 4mV amplitude to generate gate
                      sequences for operating the qubit. In this presentation, we
                      will describe the chip architecture in detail and show
                      corresponding simulation results.},
      month         = {Sep},
      date          = {2018-09-10},
      organization  = {13th Workshop on Low Temperature
                       Electronics, Sorrento (Italy), 10 Sep
                       2018 - 13 Sep 2018},
      subtyp        = {After Call},
      cin          = {ZEA-2},
      cid          = {I:(DE-Juel1)ZEA-2-20090406},
      pnm          = {524 - Controlling Collective States (POF3-524)},
      pid          = {G:(DE-HGF)POF3-524},
      typ          = {PUB:(DE-HGF)6},
      url          = {https://juser.fz-juelich.de/record/859321},
}