001     860103
005     20210130000440.0
024 7 _ |a 10.1145/3183352
|2 doi
024 7 _ |a 1550-4832
|2 ISSN
024 7 _ |a 1550-4840
|2 ISSN
024 7 _ |a WOS:000449159400017
|2 WOS
037 _ _ |a FZJ-2019-00889
082 _ _ |a 004
100 1 _ |a Bhattacharjee, Debjyoti
|0 P:(DE-HGF)0
|b 0
245 _ _ |a Kogge-Stone Adder Realization using 1S1R Resistive Switching Crossbar Arrays
260 _ _ |a New York, NY
|c 2018
|b Association for Computing Machinery
336 7 _ |a article
|2 DRIVER
336 7 _ |a Output Types/Journal article
|2 DataCite
336 7 _ |a Journal Article
|b journal
|m journal
|0 PUB:(DE-HGF)16
|s 1548768687_10314
|2 PUB:(DE-HGF)
336 7 _ |a ARTICLE
|2 BibTeX
336 7 _ |a JOURNAL_ARTICLE
|2 ORCID
336 7 _ |a Journal Article
|0 0
|2 EndNote
520 _ _ |a Low operating voltage, high storage density, non-volatile storage capabilities, and relative low access latencies have popularized memristive devices as storage devices. Memristors can be ideally used for in-memory computing in the form of hybrid CMOS nano-crossbar arrays. In-memory serial adders have been theoretically and experimentally proven for crossbar arrays. To harness the parallelism of memristive arrays, parallel-prefix adders can be effective. In this work, a novel mapping scheme for in-memory Kogge-Stone adder has been presented. The number of cycles increases logarithmically with the bit width N of the operands, i.e., O(log2N), and the device count is 5N. We verify the correctness of the proposed scheme by means of TaO× device model-based memristive simulations. We compare the proposed scheme with other proposed schemes in terms of number of cycle and number of devices
536 _ _ |a 521 - Controlling Electron Charge-Based Phenomena (POF3-521)
|0 G:(DE-HGF)POF3-521
|c POF3-521
|f POF III
|x 0
588 _ _ |a Dataset connected to CrossRef
700 1 _ |a Siemon, Anne
|0 P:(DE-HGF)0
|b 1
700 1 _ |a Linn, Eike
|0 P:(DE-HGF)0
|b 2
700 1 _ |a Menzel, Stephan
|0 P:(DE-Juel1)158062
|b 3
|u fzj
700 1 _ |a Chattopadhyay, Anupam
|0 P:(DE-HGF)0
|b 4
773 _ _ |a 10.1145/3183352
|g Vol. 14, no. 2, p. 1 - 14
|0 PERI:(DE-600)2193538-5
|n 2
|p Article No. 30
|t ACM journal on emerging technologies in computing systems
|v 14
|y 2018
|x 1550-4832
909 C O |o oai:juser.fz-juelich.de:860103
|p VDB
910 1 _ |a Forschungszentrum Jülich
|0 I:(DE-588b)5008462-8
|k FZJ
|b 3
|6 P:(DE-Juel1)158062
913 1 _ |a DE-HGF
|b Key Technologies
|l Future Information Technology - Fundamentals, Novel Concepts and Energy Efficiency (FIT)
|1 G:(DE-HGF)POF3-520
|0 G:(DE-HGF)POF3-521
|2 G:(DE-HGF)POF3-500
|v Controlling Electron Charge-Based Phenomena
|x 0
|4 G:(DE-HGF)POF
|3 G:(DE-HGF)POF3
914 1 _ |y 2018
915 _ _ |a DBCoverage
|0 StatID:(DE-HGF)0300
|2 StatID
|b Medline
915 _ _ |a JCR
|0 StatID:(DE-HGF)0100
|2 StatID
|b ACM J EMERG TECH COM : 2017
915 _ _ |a DBCoverage
|0 StatID:(DE-HGF)0200
|2 StatID
|b SCOPUS
915 _ _ |a DBCoverage
|0 StatID:(DE-HGF)0199
|2 StatID
|b Clarivate Analytics Master Journal List
915 _ _ |a WoS
|0 StatID:(DE-HGF)0111
|2 StatID
|b Science Citation Index Expanded
915 _ _ |a DBCoverage
|0 StatID:(DE-HGF)0150
|2 StatID
|b Web of Science Core Collection
915 _ _ |a DBCoverage
|0 StatID:(DE-HGF)1160
|2 StatID
|b Current Contents - Engineering, Computing and Technology
915 _ _ |a IF < 5
|0 StatID:(DE-HGF)9900
|2 StatID
920 1 _ |0 I:(DE-Juel1)PGI-7-20110106
|k PGI-7
|l Elektronische Materialien
|x 0
920 1 _ |0 I:(DE-82)080009_20140620
|k JARA-FIT
|l JARA-FIT
|x 1
980 _ _ |a journal
980 _ _ |a VDB
980 _ _ |a I:(DE-Juel1)PGI-7-20110106
980 _ _ |a I:(DE-82)080009_20140620
980 _ _ |a UNRESTRICTED


LibraryCollectionCLSMajorCLSMinorLanguageAuthor
Marc 21