Journal Article PreJuSER-10421

http://join2-wiki.gsi.de/foswiki/pub/Main/Artwork/join2_logo100x88.png
LaLuO3 as high-k gate dielectric for InAs nanowire structures

 ;  ;  ;  ;  ;  ;  ;

2010
IOP Publ. Bristol

Semiconductor science and technology 25, 085001 () [10.1088/0268-1242/25/8/085001]

This record in other databases:    

Please use a persistent id in citations: doi:

Abstract: We investigated the suitability of lanthanum lutetium oxide (LaLuO3) as a gate dielectric by fabricating InAs nanowire field-effect transistors. The LaLuO3 layer was deposited by employing pulsed laser deposition. On transistors with a 1.6 mu m long gate, a maximum transconductance of 11 mu S at a source-drain bias voltage of 0.5 V was measured, while the threshold voltage had a value of -4.5V. Owing to the complete coverage of the InAs nanowire by the LuLuO3 layer no significant leakage current was found. On a transistor with a 240 nm long gate short-channel effects were observed. The transfer characteristics showed a hysteretic behavior, which is attributed to charging of states at the InAs/LaLuO3 interface. We found that the threshold voltage gets reduced considerably when the temperature was decreased to 25 K. At this temperature the hysteresis in the transfer characteristics showed no dependence on the sweep rate.

Keyword(s): J


Note: Record converted from VDB: 12.11.2012

Contributing Institute(s):
  1. Halbleiter-Nanoelektronik (IBN-1)
  2. Jülich-Aachen Research Alliance - Fundamentals of Future Information Technology (JARA-FIT)
Research Program(s):
  1. Grundlagen für zukünftige Informationstechnologien (P42)

Appears in the scientific report 2010
Click to display QR Code for this record

The record appears in these collections:
Document types > Articles > Journal Article
JARA > JARA > JARA-JARA\-FIT
Institute Collections > PGI > PGI-9
Workflow collections > Public records
Publications database

 Record created 2012-11-13, last modified 2019-06-25



Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)