| Hauptseite > Publikationsdatenbank > On-chip stencil lithography for superconducting qubits |
| Typ | Amount | VAT | Currency | Share | Status | Cost centre |
| Hybrid-OA | 0.00 | 0.00 | EUR | (Publish and Read) | ZB | |
| Sum | 0.00 | 0.00 | EUR | |||
| Total | 0.00 |
| Journal Article | FZJ-2026-03676 |
; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;
2026
AIP
New York, NY
This record in other databases:
Please use a persistent id in citations: doi:10.1063/5.0307532 doi:10.34734/FZJ-2026-03676
Abstract: Improvements in circuit design and, more recently, in materials and surface cleaning have contributed to a rapid development of coherent superconducting qubits. However, organic resists commonly used for shadow evaporation of Josephson junctions (JJs) pose limitations due to residual contamination, poor thermal stability, and compatibility under typical surface-cleaning conditions. To provide an alternative, we developed an inorganic SiO2/Si3N4 on-chip stencil lithography mask for JJ fabrication. The stencil mask is resilient to aggressive cleaning agents and it withstands high temperatures up to 1200 °C, thereby opening new avenues for JJ material exploration and interface optimization. To validate the concept, we performed shadow evaporation of Al-based transmon qubits followed by stencil mask liftoff using vapor hydrofluoric acid, which selectively etches SiO2. We demonstrate an average μs over a 200 MHz frequency range across multiple cooldowns for one device, and μs for a second device. These results confirm the compatibility of stencil lithography with state-of-the-art superconducting quantum devices and motivate further investigations into materials engineering, film deposition, and surface cleaning techniques.
|
The record appears in these collections: |