guest ::
| Home > Publications database > Performance Analysis and Enabling of the RayBen Code for the Intel® MIC Architecture |
| Home > Publications database > Performance Analysis and Enabling of the RayBen Code for the Intel® MIC Architecture |
| Report | FZJ-2015-01092 |
; ; ; ; ;
2014
PRACE Consortium Partners
Please use a persistent id in citations: http://hdl.handle.net/2128/8332
Report No.: PRACE WP 129
Abstract: The subject of this project is the analysis and enabling of the RayBen code, which implements a finite difference scheme for the simulation of turbulent Rayleigh-Bénard convection in a closed cylindrical cell, for the Intel® Xeon Phi coprocessor architecture. After a brief introduction to the physical background of the code, the integration of Rayben into the benchmarking environment JuBE is discussed. The structure of the code is analysed through its call graph. The most performance-critical routines were identified. A detailed analysis of the OpenMP parallelization revealed several race conditions which were eliminated. The code was ported to the JUROPA cluster at the Jülich Supercomputing as well as to the EURORA cluster at CINECA. The performance of the code is discussed using the results of pure MPI and hybrid MPI/OpenMP benchmarks. It is shown that RayBen is a memory-intensive application that highly benefits from the MPI parallelization. The offloading mechanism for the Intel® MIC architecture lowers considerably the performance while the use of binaries that run exclusively on the coprocessor show a satisfactory performance and a scalability which is comparable to the CPU.
|
The record appears in these collections: |
PDF
Fulltext