Home > Publications database > High Performance 5 nm Si Nanowire FETs with a Record Small SS = 2.3 mV/dec and High Transconductance at 5.5 K Enabled by Dopant Segregated Silicide Source/Drain |
Conference Presentation (After Call) | FZJ-2024-01000 |
; ; ; ; ;
2023
This record in other databases:
Please use a persistent id in citations: doi:10.23919/VLSITechnologyandCir57934.2023.10185373
Abstract: The effect of band edge states is the critical issue for cryogenic CMOS, which worsens the performance of conventional MOSFETs at cryogenic temperature (Cryo-T) with saturated subthreshold swing (SS), large transition region (inflection phenomenon) and limited mobility. To address these problems, we fabricated gate-all-around (GAA) Si nanowire (NW) MOSFETs using fully silicided source/drain and dopant segregation. The effect of band edge states is significantly uppressed using this technology. Thus, SS, the effective average SSth and the transconductance (Gm) continuously improve as temperature decreases allowing us to achieve high performance NW FETs at 5.5 K with a record small SS of 2.3 mV/dec, ltra-small DIBL of 0.02 mV/V, and high Gm of 1.25mS/µm at Vd = 0.1 V.
![]() |
The record appears in these collections: |