Hauptseite > Publikationsdatenbank > Impact of Si cap, strain and temperature on the hole mobility of (s)Si/sSiGe/(s)SOI quantum-well p-MOSFETs |
Journal Article | FZJ-2015-05156 |
; ; ; ; ; ; ; ; ; ; ;
2014
Elsevier
[S.l.] @
This record in other databases:
Please use a persistent id in citations: doi:10.1016/j.mee.2013.06.015
Abstract: Quantum-well p-MOSFETs are fabricated on (strained) Si/strained SiGe/(strained) SOI hetero-structure substrates and the effects of Si cap, strain and temperature on hole mobility are investigated. The Si cap layer which behaves as a passivation layer for the SiGe improves the hole mobility by suppressing the scattering due to charges in the high-κ layer and at the high-κ interface. High strain in SiGe enhances the Ge interdiffusion during the thermal process, leading to reduced hole mobilities. The transistors are also characterized at very low temperatures and the scattering mechanism is discussed.
![]() |
The record appears in these collections: |