guest ::
| Home > Publications database > Qubit Bias using a CMOS DAC at mK Temperatures |
| Home > Publications database > Qubit Bias using a CMOS DAC at mK Temperatures |
| Poster (After Call) | FZJ-2023-00199 |
; ; ; ; ; ;
2022
Please use a persistent id in citations: http://hdl.handle.net/2128/33753
Abstract: Scaling up a quantum processor to tackle real-world problems requires qubit numbers in the millions. Scalable semiconductor-based architectures have been proposed, many of them relying on integrated control instead of room-temperature electronics. However, it has not yet been shown that this can be achieved. For developing a high-density, low-cost wiring solution, it is highly advantageous for the electronics to be placed at the same temperature as the qubit chip. Therefore, tight integration of the qubit chip with ultra low power complementary metal–oxide–semiconductor (CMOS) electronics presents a promising route. We demonstrate DC biasing qubit electrodes using a custom-designed 65nm CMOS capacitive digital-to-analog converter (DAC) operating on the mixing chamber of a dilution refrigerator below 45 mK. Our chip features a complete proof of principle solution including interface, DAC memory and logic, the capacitive DAC, and sample-and-hold structures to provide voltages for multiple qubit gates. The bias-DAC (CryoDAC) is combined with the qubit using a silicon interposer chip, enabling flexible routing and tight integration. Voltage stability, noise performance, and temperature are benchmarked using the qubit chip. Our results indicate that qubit bias at cryogenic temperatures with a power consumption of 4 nW/ch is feasible with this approach. They validate the potential of very low power qubit biasing using highly integrated circuits whose connectivity requirements do not increase with the number of qubits.
|
The record appears in these collections: |
PDF
Fulltext by OpenAccess repository