Hauptseite > Publikationsdatenbank > 3.35V High Voltage Electroforming System in 28nm with 5.3mV ripple and 46 % efficiency for H2O-based Memristors |
Journal Article | FZJ-2025-02767 |
; ; ; ; ; ;
2025
Elsevier
This record in other databases:
Please use a persistent id in citations: doi:10.1016/j.aeue.2025.155863 doi:10.34734/FZJ-2025-02767
Abstract: This work demonstrates an on-chip high voltage (HV) generation, which is a critical requirement for memristor electroforming (EF) but is typically absent in smaller technology nodes. Key achievements of this study includes: 1) the development of a three-stage charge pump (CP) with an efficiency of 46.5%, delivering an EF voltage VEF of 3.35 V with a compliance current Icc of 184.9 μA from a 1.8 V supply voltage Vdd, without the need for HV-transistors in 28 nm CMOS process, and is based on preliminary work presented at the 20th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD) in Volos, Greece [1]; 2) the electrostatic discharge (ESD) protection, meeting the requirements of Class C3 CDM (±300 V) and Class 1C HBM (±1.5 kV) as per JEDEC standards [2], employing three ESD diodes to handle positive (> 3.3 V) triggering ESD events and a single ESD diode for negative triggering ESD events above −1.87 V; and 3) the on-chip EF architecture for a 64 × 64 memristor crossbar array, as an active matrix (AM), through source and gate control of the compliance transistor. A ripple detection stage monitors voltage ripple at the three-stage CP bit-line (BL), halting gate pulses to the active compliance transistor and triggering EF for the next memristor in the left-to-right sequence. The proposed design is scalable to any m × n array and adaptable to various memristor applications, paving the way for fully integrated EF solutions in advanced technology nodes.
![]() |
The record appears in these collections: |