Home > Publications database > Entwicklung und Charakterisierung vertikaler Double-Gate-MOS-Feldeffekttransistoren |
Dissertation / PhD Thesis/Book | PreJuSER-37565 |
2004
Forschungszentrum Jülich GmbH Zentralbibliothek, Verlag
Jülich
Please use a persistent id in citations: http://hdl.handle.net/2128/263
Report No.: Juel-4139
Abstract: Planar MOS-field-effect transistors are common devices today used by the computer industry. When their miniaturization reaches its limit, alternate transistor concepts become necessary. In this thesis the development of vertical Double-Gate-MOS-field-effect transistors is presented. These types of transistors have a vertically aligned p-n-p junction (or n-p-n junction, respectively). Consequently, the source-drain current flows perpendicular with respect to the surface of the wafer. A Double-Gate-field-effect transistor is characterized by a very thin channel region framed by two parallel gates. Due to the symmetry of the structure and less bulk volume better gate control and hence better short channel behavior is expected, as well as an improved scaling potential. Nanostructuring of the transistor's active region is very challenging. Approximately 300 nm high and down to 30 nm wide silicon ridges are requisite. They can be realized using hydrogen silsesquioxane (HSQ) as inorganic high resolution resist for electron beam lithography. Structures defined in HSQ are then transferred with high anisotropy and selectivity into silicon using ICP-RIE (reactive ion etching with inductive coupled plasma). 25 nm wide and 330 nm high silicon ridges are achieved. Different transistor layouts are realized. The channel length is defined by epitaxial growth of doped silicon layers before or by ion implantation after nanostructuring, respectively. The transistors show source-drain currents up to 380 $\mu$A/$\mu$m and transconductances up to 480 pS/pm. Improved short channel behavior for decreasing width of the silicon ridges is demonstrated.
![]() |
The record appears in these collections: |