Modeling and Simulation of Digital Phase-Locked Loop in Simulink

Parkalian, Nina; van Waasen, Stefan; Robens, Markus; Christ, Volker; Zambanini, Andre; Muralidharan, Pavithra; Yegin, Ugur; Grewing, Christian; Liebau, Daniel; Nielinger, Dennis

Conference Presentation (After Call)

FZJ-2019-00298

Modeling and Simulation of Digital Phase-Locked Loop in Simulink

Parkalian, N. (Corresponding author)FZJ* ; Robens, M.FZJ* ; Grewing, C.FZJ* ; Christ, V.FZJ* ; Liebau, D.FZJ* ; Muralidharan, P.FZJ* ; Nielinger, D.FZJ* ; Yegin, U.FZJ* ; Zambanini, A.FZJ* ; van Waasen, S.FZJ*

2018

15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Prague, Czech Republic, 2 Jul 2018 - 5 Jul 2018

Abstract: This paper presents a high-level model for a digital phase-locked loop implemented in Simulink. This modeling enables the flexible and fast estimation of the design behavior and parameters before transistor-level implementation. The design includes a digital controlled oscillator that is defined using a linear s-domain model. Furthermore, the design of a time-to-digital converter based on oversampling and noise shaping is introduced to increase the effective resolution of the block. The simulation results of locking process, stability and phase noise verify the functionality of the model.

Contributing Institute(s):